Practical consideration about performance and endurance of 2T-FN embedded flash cell has been suggested to expand its application not only for SIM (Subscriber Identity Module) but also new various uses in smart-phone. We present practical 35% improvement on endurance characteristics (∆Vth) without any performance degradation.
Introduction
Over the decade, flash memory has embedded the various applications such smart-card, microcontroller. Each application has specific requirements such as endurance, fast access-time and temperature resistance depending on their application types. [ Table. 1].
Compared with simple function of SIM in conventional feature phones, smart-phones have enabled various applications such as security checking in mobile banking, NFC (near field communication) between users or M2M (machine to machine), based on GSM, transportation pass, identifications. Since these applications require frequent usage of NVM (Non-volatile memory). Higher endurance and performance are becoming more and more essential.
We have already introduced the performance upgrading methods [1] by changing unit-cell structure or bias schemes in 2T-FN array [ Fig.1 ]. Today in this paper, we present the methodology for endurance and performance enhancement in eNVM (2T-FN) by considering real user mode environment and base-lines in flash IP designing. The simple elimination of test stress makes it possible to reduce on-cell degradation by about 35% in P/E (program/erase) endurance cycling in sub 90-nm 2T-FN embedded flash and beyond.
Random Access Time to Flash IP
It must be noted that random read access time comes from not only flash cell but output of flash IP. Hence it is essential to understand flash IP configuration as a whole. Fig. 2 and Fig. 3 show the random access delay constitution of Flash IP and a sensing scheme of embedded 2T-FN cell. Fig. 2 explains that real delay comes from not only flash IP delay but also logic delay to operate flash IP. The delay of flash IP itself also consists of mainly two parts, biassetting time and cell-sensing time, which can be affected by bitline capacitance, on-cell current, and decoder transistor's performance, etc. [ Fig. 3] .
If flash IP has been optimized for performance, cell performance depends on the flash on-cell current which is continuously degrading while cell is cycling in P/E [Fig.4 ]. To avoid or compensate on-cell degradation, several auxiliary methods can be used such as wear leveling, ECC, waiting, or physical area separation to reduce RC delays, etc.
On-cell Performance Degradation
Fig .5 shows the I-V characteristics of 90 nm embedded 2T-FN cell before and after 500K cycling. According to P.J.Mcwhorter [2] , the shift of I-V is caused by interface trap (Nit) and bulk oxide trapping (Not) through cycling. By simple shifting I-V curve of 500K cycled cell toward fresh cell, Nit and Not effect can be separated. Fig. 6 shows charge trap quantity depending on technology nodes. It is extinctive that interface trapping portion is more than a half of total trap charges regardless of all nodes.
We measured off-cell Vth's changes on 320KB flash IP to see the effect of oxide trapping as P/E cycling and bake [ Fig. 7 ] to see quantities' behavior of trapped charges. In step (1, 2) , the programmed chips were baked (150C 24hrs) and reprogrammed. No charge loss from floating poly and no charge traps exist at the virgin status. In step (3), chips were P/E cycled up to 100K. The raised off-cell Vth can be explained due to combination of charge-traps (Not+Nit) generated in tunnel oxide and the reduced electron number in FP(Floating Poly) owing to tunneling rate decreasing by raised oxide tunnel barrier. In step (4) of 150C bake, Vth was lowered due to Nit annihilation because we think there is the negligible detrapping from bulk oxide and charge loss from FP at this temperature.
Step (5) shows the off-cell after additional single re-programming. It shows slighter Vth increase than virgin cell. We believe this is because the flat-band voltage increase is higher than decrease of electron-tunneling rate into FP due to Nox. Based on the simple equation [3] and off-Vth behavior in 320KB array cell as above, number of charges for FP, Not and Nit was approximately calculated in Table. 2. They match with charge numbers from measured I-V curves in Fig. 6 .
Improvement of On-cell Performance
Cycling rate in user usage mode is one of importance components to decide endurance characteristics in Fig.8 [3, 4 , 5]. The results suggest the conventional test mode may have negative effect on user mode endurance as reduction of test time without considering real life usages has been emphasized.
Even though the interface detrapping effect is very different between user mode in long time (~10years) and short time test mode (several weeks), the test condition of eNVM for smartcard has not been changed without considering this user mode environment up to now. Elevating temperature in test mode to accelerate detrapping which is happen in user mode and room temperature is one of possible solution to emulate the long-term usage in real life.
We have measured the detrapping effect on 8x8 test array of 90 nm 2T-FN cell at the different test temperature of 25C and 85C respectively [ Fig.9 ]. Even though the initial current at 85C is lower than 25C due to mobility degradation, there is crossing point around 10K as cycling. The phenomenon comes from Nit detrapping effect during 10K to 500K cycling at 85C. Fig.12 shows the worst on-cell Vth in main product arrays (320KB) depend on cycling temperature. On cell Vth was measured after P/E 100K for each different 5 samples at both 25C and 85C respectively. In the case of 85C endurance sample shows about 35% improvement of on-cell Vth than 25C samples. It is big enough amount if considering it is result after 500K cycling and it is Vth value. The extracted activation energy (Ea) in product is about 1.2eV, which is similar with Ea of Nit detrapping [ Fig.11 ]. Therefore this improvement was mainly due to detrapping effect through different test mode.
Conclusions
Recent SIM application in smart phone requires higher performance and much solid endurance due to various applications at single chips. In this paper, we have suggested two methods to enhance both performance and endurance characteristics. The first one is, of course, smart flash design that speed up random access time. The second one is change in test method. By implementing the test method that reflects user-mode operation, dramatic improvement in reliability characteristic can be achieved in 90nm embedded 2T-FN cell without any extra process changes and cost. These two considerations seem to be essential to embedded flash cells at the scaled down nodes for next cells of 90 nm under. Temp.
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